ABSTRACT In this paper, for the first time, the performance analysis of short channel In 0.53 Ga 0.47 As quantum well (QW) 3-D tri-gate technology with advanced high-κ gate dielectric, TaSiO x is presented. We benchmark the projected performance of sub-10 nm In 0.53 Ga 0.47 As transistor technology as a function of fin width, fin aspect ratio, and gate length scaling based on present-day lithographic advancement aiding InGaAs QW tri-gate technology as a replacement to Si for sub-10 nm transistor technology. The highly scaled oxide (EOT ∼ 12Å) while retaining superior interfacial properties (D it ∼ 4 × 10 11 cm −2 eV −1 ) provides higher ON current for given idle performance. Furthermore, the simulated In 0.53 Ga 0.47 As tri-gate transistor exhibits superior gate electrostatic control with low OFF-state current (I OFF ) ∼ 24.5 nA/μm, peak transconductance (g m ) ∼ 2 mS/ μm and high I ON /I OFF ratio ∼ 2.3 × 10 3 , aiding the case of alternate channel transistors for high-speed and low-power CMOS logic.
I. INTRODUCTION
The aggressive scaling of silicon (Si)-based CMOS logic has led to an unprecedented performance enhancement, while facing several technical challenges to work around the severity of an increased power density and idle leakage. A key solution utilized so far involved carrier mobility enhancement through the application of strain to the Si channel [1] . However, mobility enhancement through strained Si is bound to hit its limit due to strain relaxation once it reaches its critical layer thickness and hence, an alternate channel with higher carrier mobility will play a crucial role in effectively reducing the power density. III-V compound semiconductors have been the frontrunner to replace Si based n-channel metal-oxide-semiconductor field effect transistors (n-MOSFETs) due to its extremely high electron mobility compared to that of strained Si [2] . Furthermore, with scaling of transistor nodes, the semiconductor industry was pushed to employ Si based 3-D architecture at the 22 nm node to improve gate electrostatics [3] . In retrospect to this, III-V quantum well (QW) tri-gate device architecture has been investigated extensively as a replacement to current Si technology [2] , [4] . As the aggressive scaling of device dimensions makes current transistor technology more susceptible to short channel effects such as, drain induced barrier lowering (DIBL) and subthreshold slope (SS) degradation, novel solutions need to be employed to mitigate such technological hindrances. Improvement in gate electrostatics is an effective way to reduce short channel induced performance degradation. TaSiO x as a gate dielectric on alternate channel InGaAs material can exhibit superior interfacial quality with lower interface induced defects (D it ) ∼ 4x10 11 cm −2 eV −1 [4] , which is on par with Al 2 O 3 [2] . Furthermore, TaSiO x is highly scalable demonstrating low gate leakage with an equivalent oxide thickness (EOT) ∼ 12 Å [5] .
In addition, the 3-D tri-gate architecture can induce high gate leakage due to the clustering of electric field lines at the corners of the fin [6] . In this paper, the tri-gate device with TaSiO x as gate dielectric employing lattice matched In 0.53 Ga 0.47 As/In 0.52 Al 0.48 As system has been calibrated to be further scaled down and hence predict short channel device performance using TCAD's self-consistent solver coupled with the modified local density approximation (MLDA) quantization model [7] , [8] . The model is calibrated with reported TaSiO x /InGaAs results [2] , [4] , [5] An ultra-scaled gate-drain and gate-source separation (L SIDE = 5 nm) InGaAs QW transistor was demonstrated, increasing effective gate area over the channel [4] and hence improving electrostatic control. Subsequently, a simplified source/drain (S/D) scheme was employed with an epitaxially grown un-doped In 0.7 Ga 0.3 As QW fin on an In 0.52 Al 0.48 As bottom barrier (lattice mismatched system). However, this limited the critical thickness of the active layer due to strain induced dislocations due to film relaxation resulting in a shorter fin height.
To overcome this and optimize quantum confinement within the fin, the lattice-matched In 0.53 Ga 0.47 As/In 0.52 Al 0.48 As system was employed to demonstrate taller fin height H FIN = 50 nm and width W FIN = 30 nm using inductively coupled plasma (ICP) dry etch [4] , [5] . Following this, device quality ultra-high fin aspect ratio (H FIN /W FIN ) long channel devices were demonstrated using a novel ICP etch process followed by a digital etch which avoided dry etch damage improving device performance [9] , [10] . Fin dimensionality plays a very influential role in improving device performance against short channel effects as will be discussed later in this paper. Fig. 1 (a) and (b) shows the InGaAs QW fin structure with simplified S/D scheme [3] . Fig. 2 shows the band alignment of the lattice matched undoped In 0.53 Ga 0.47 As/In 0.52 Al 0.48 As QW system along with InP substrate and TaSiO x as gate dielectric. 
B. QUANTUM MECHANICAL MODEL
The MLDA model [7] , [8] describes a multiple-electron system in a constant potential as a function of a spatially varying perturbation while accounting for quantum mechanical reflection (of the wave function) from an attractive potential, a phenomenon due to which the local density of states at the insulator/semiconductor interface shows oscillations and reduces to a null value [8] . This holds significant importance for the modelling of tri-gate transistors, given the narrow fin structure, in order to accurately describe the superior gate electrostatic control observed in tri-gate field effect transistors.
Therefore, we employ the MLDA model to all simulations in this work [8] . Furthermore, the quantum correction for carrier confinement in a QW shifts the carrier density centroid away from the interface by an additional spacing (t cen ) owing to the lack of carrier states. This can be observed in Fig. 3 resulting in the capacitance model shown in the inset of the figure. Consequently, the effective gate coupling will reduce in the form while accounting for spacing [11] , [12] :
where, ε ch is the dielectric constant of the alternate channel and C cent is the centroid capacitance and is a function of the potential of the QW ( S,QW ). The reduced oxide capacitance will hence affect device DIBL and SS characteristics:
A degraded SS is evident in the quantum mechanical model affecting the threshold voltage (V T ) roll-off hence worsening DIBL.
C. BENCHMARKING METHODOLOGY
The voltage of operation (V CC ) for the device is equal to the drain-to-source bias (V DS ) = 0.5V [13] . The threshold voltage (V T ) is selected at specified current I DS = 1µA/µm [14] . Approximately 1/3 of the gate voltage swing (V GS = V CC ) below V T is used to obtain the OFF-state current, I OFF and VOLUME 5, NO. 6, NOVEMBER 2017 497 2/3 gate voltage (V GS ) swing over V T provides the ON-state current, I ON [13] . Short channel effects such as DIBL was evaluated as the shift in V T at 1µA/µm with change in V DS bias between 0.05V and 0.5V. Sub-threshold slope (SS) is calculated over the region of operation (V CC ). The calibration of the simulation model accounts for quantization effects which makes short channel effects more sensitive to device scaling. Furthermore, it has been shown that the sensitivity of V T increases below 15nm due to the amplification of quantization effects with deviation from the classical model [10] . Fig. 4 shows the simulated capacitance-voltage (C-V) characteristics of an InGaAs QW tri-gate structure with highly scaled TaSiO x (EOT = 12 Å) as gate dielectric showing improved electrostatics over Al 2 O 3 as gate oxide with same oxide thickness. The simulated results are in good agreement with the expected behavior presented for a planar device [2] . The response of the tri-gate FET at low fin aspect ratio is crucial to precisely determine the model's ability to estimate short channel effects and hence for L G =60 nm, we base our model around H FIN = W FIN = 40 nm [5] employing the simulation parameters tabulated in Table 1 . The influence of the interfacial properties on device characteristics is crucial to calibrate the device response. Depending on the magnitude, nature and position of traps, the C-V response of a device can be modelled [15] . Since we are modelling the device to follow the variation of DIBL and SS with L G and W FIN scaling based on previously presented data [5] , the D it distribution was developed which could agree with all variable parameters to calibrate the model to both DIBL and SS. Fig. 5 is the developed D it distribution used to calibrate the model to C-V characteristics, transfer characteristics and short channel effects reported in [5] . The accuracy of the variation of short channel effects with the gate length and fin width variation aids to the validity of the developed distribution as depicted in Fig. 8 and 10 . The D it distribution implemented consisted of 3 Gaussian curves to fit the C-V and short channel effects. However, in the case of fitting DIBL, SS and C-V with a uniform distribution for several devices (i.e., multiple W FIN ), a small error towards the depletion region of the C-V response with doping N D = 5x10 17 cm −3 . This is also due to the fact that the reported C-V characteristics in [5] is for an n-doped MOSCAP, while an n-MOSFET requires a p-type channel doping indicating two samples of different dopant types and levels. However, to calibrate DIBL response, channel doping of N A = 5x10 17 cm −3 provided accurate results while a doping of N D = 1x10 17 cm −3 provided a matched C-V response as depicted in Fig. 6 . Fig. 6 shows the calibrated C-V response of the InGaAs QW tri-gate structure with W FIN = 45 nm and highly scaled TaSiO x gate oxide with EOT = 12Å ensuring favorable carrier response to gate bias [5] .
D. DEVICE CALIBRATION
498 VOLUME 5, NO. 6, NOVEMBER 2017 Fig . 7 shows the simulated transfer characteristics fitted to the experimental InGaAs QW tri-gate FET with L G = 60nm and W FIN = H FIN = 40nm (low fin aspect ratio). The effective channel width of the fin structure is given by Z = 2*H FIN + W FIN = 120nm [5] . The simulation yields favorable results in good agreement with experimental data [5] . Fig. 8 and Fig. 9 show the calibrated DIBL and SS response as a function of gate length (L G ) scaling for W FIN = 45nm and 30nm [5] . The figures depict the exponential increase in DIBL and SS with L G being scaled below 150nm. This due to the amplification of short channel effects. Adding to this, we observe that 30nm devices show considerable improvement of both DIBL and SS over 45nm devices. This is a result of the deeper penetration of electric field into the channel through the side walls providing improved gate coupling over the channel from fin width reduction. The calibrated response of short channel effects with scaling of fin width are also in good agreement with reported data depicting the models accuracy. We continue to investigate the effect of fin dimension scaling on the short channel effects of the InGaAs QW tri-gate device with TaSiO x as gate dielectric to further understand the design criteria of sub-10nm post Si transistor technology. Fig. 10 shows the simulated DIBL response as a function of L G /W FIN with L G = 60nm yielding favorable results with reported data [5] . Fin width (L G /W FIN ) scaling is the primary factor that can be optimized to improve device performance against short channel effects. Beyond this, higher fin aspect ratios (H FIN /W FIN ) can improve the performance VOLUME 5, NO. 6, NOVEMBER 2017 499 [16] . Fig. 11 shows modeled SS response as a function of L G /W FIN . Once again, the primary factor of SS improvement followed by optimization using fin aspect ratio. The influence of L G /W FIN on SS is as expected in favor of DIBL improvement in gate coupling with fin width reduction. Fig. 12 and Fig. 13 show DIBL and SS improvement with fin aspect ratio. The reduction in both DIBL and SS saturates with doubling of the fin aspect ratio. This is due to the fact that the electric field created at the two side walls dominate the channel compared to influence from the top side. On the other hand, both DIBL and SS are improved with smaller W FIN resulting in stronger electrostatic coupling from the two side walls which is regarded as the primary factor to improve gate electrostatics. Furthermore, H FIN can be increased for improved carrier confinement taking into account the maximum fin height given a specific fin width to avoid yield issues. Ultra-high fin aspect ratios have been demonstrated on long channels as a promising step for the development of III-V QW tri-gate technology [9] . With continued scaling of L G , the improvement in lithography and etch technology will play a crucial role in improving the performance of tri-gate QWFETs against short channel effects like SS and DIBL.
III. RESULTS AND DISCUSSION

A. FIN SCALING INFLUENCE ON DEVICE PERFORMANCE
B. SHORT CHANNEL PERFORMANCE AND BENCHMARKING
Assuming transferable interfacial quality, the active layer is scaled to L G = 10nm. Fig. 12 shows DIBL vs. fin aspect ratio for the scaled active layer. A 32% reduction in DIBL can be 500 VOLUME 5, NO. 6, NOVEMBER 2017
achieved by scaling W FIN from 10 nm to 7nm. The reduced improvement in performance against DIBL with variation against L G /W FIN is noticeable between L G = 60nm and 10 nm. Fig. 13 shows reduction in SS for the short channel model with L G = 10nm. The improvement with W FIN reduction to 7nm along with SS saturation with high fin aspect ratios yields an SS ∼ 120 mV/decade. High fin aspect ratio short channel devices for sub-10nm W FIN are yet to be demonstrated for rectangular fins due to yield issues which can be improved using trapezoidal fins. However, rectangular fins exhibit superior electrostatics over their trapezoidal counterparts [17] while the latter can improve yield at the cost of device performance. transconductance (g m ) as shown in Fig. 14 . However, the severity of transconductance degradation reduces with scaling of the channel length which boosts ON current (I ON ) and hence improves the transconductance for given W FIN [18] . The superior electrostatic properties of tri-gate architecture are enhanced with W FIN reduction showing an improvement of the saturated peak g m (from gate length scaling) [18] . Fig. 15 shows the variation of I ON /I OFF and I OFF ratio with W FIN depicting the tri-gate architectures superior electrostatic properties. We observe a near 45 nA/µm drop in OFF-state current along with a near 3-fold increase I ON /I OFF ratio showing improved gate control with W FIN reduction. Fig. 16 is a benchmarking of transconductance (g m ) vs subthreshold slope (SS) aiding the case of TaSiO x as a gate dielectric with other relevant data having the same Indium composition in the channel aiding the case of tri-gate architecture. Table 2 shows the performance benchmarking of the short channel effects and device charactersitcs of simulated device structure with TaSiO x as gate dielectric. 
C. QUANTIZATION EFFECTS AND EOT SCALING
The sensitivity of V T increases below 15nm due to amplification of quantization effects with deviation from the classical model starting at W FIN = 15nm [10] . Fin scaling leads to larger lateral electric field across its cross-section causing the carrier centroid to shift towards the interface thereby reducing the actual EOT with the reduction of T cen . Adding to this, the amplification of quantization effects causes carrier volume inversion [28] , thereby enhancing the gates inverting ability of the channel with a larger volume of the channel contributing to conduction leading to the enhancement of device performance. Fig. 17 shows a comparison of the normalized electron density profile for W FIN = 30nm, 15nm and 7nm. The fin structure exhibiting carrier volume inversion due to the amplification of quantization effects observes an apparent 'spread' in the charge centroid, i.e., a larger volume of the fin is completely inverted thereby reducing t cen and hence the EOT as EOT = ε SiO2 *(t ox /ε ox +t cen /ε ch ).
IV. CONCLUSION
In summary, we have successfully modeled and conducted a performance benchmarking analysis of the 3-D III-V InGaAs QW tri-gate transistor architecture with high-κ TaSiO x gate dielectric and scaled down to analyze the performance at a sub-10nm scale. The simulated In 0.53 Ga 0.47 As tri-gate transistor exhibits superior gate electrostatic control with low OFF-state current (I OFF ) ∼ 24.5 nA/µm, peak transconductance (g m ) ∼ 2mS/ µm and high I ON /I OFF ratio ∼ 2.3x10 3 . The novel oxide TaSiO x coupled with tri-gate architecture has the potential to exhibit superior electrostatics and is a potentially feasible option for future sub-10 nm alternate channel transistor technology.
